aboutsummaryrefslogtreecommitdiffstats
path: root/src/stm32f0/spi.c
blob: 683645e40e7379e1d9dfa2543ea01e35ff40191d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
/*
 *  SPI support on STM32F0 - without HAL for space saving
 *
 *  Copyright (C) 2019 Eug Krashtan <eug.krashtan@gmail.com>
 *  This file may be distributed under the terms of the GNU GPLv3 license.
 *
 */

#include <string.h> // memcpy
#include "stm32f0xx_hal.h"
#include "command.h" // shutdown
#include "board/gpio.h" // spi_setup
#include "sched.h" // sched_shutdown
#include "log.h"

//static SPI_HandleTypeDef hspi1;

void spi_hw_setup(uint32_t rate)
{
    GPIO_InitTypeDef GPIO_InitStruct = {0};

    /* SPI1 init - no HAL */
    __HAL_RCC_SPI1_CLK_ENABLE();
    __HAL_RCC_GPIOA_CLK_ENABLE();

    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    gpio_check_busy(0x05); //PA5
    gpio_check_busy(0x06); //PA6
    gpio_check_busy(0x07); //PA7
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    if (rate > 800000) {
        SPI1->CR1 = SPI_BAUDRATEPRESCALER_64;
    } else {
        SPI1->CR1 = SPI_BAUDRATEPRESCALER_256;
    }

    SPI1->CR1 |= SPI_MODE_MASTER | SPI_DIRECTION_2LINES | SPI_CR1_SSM |
            SPI_POLARITY_LOW | SPI_PHASE_1EDGE |
            SPI_FIRSTBIT_MSB | SPI_CRCCALCULATION_DISABLE;

    SPI1->CR2 =  SPI_NSS_PULSE_DISABLE | SPI_DATASIZE_8BIT |
            SPI_RXFIFO_THRESHOLD_QF;

    SPI1->CR1 |= SPI_CR1_SPE; // Enable

    //hspi1.Instance = SPI1;
    //hspi1.Init.Mode = SPI_MODE_MASTER;
    //hspi1.Init.Direction = SPI_DIRECTION_2LINES;
    //hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
    //hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
    //hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
    //hspi1.Init.NSS = SPI_NSS_SOFT;
    //hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
    //hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
    //hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
    //hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
    //hspi1.Init.CRCPolynomial = 7;
    //hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
    //hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
    //HAL_SPI_Init(&hspi1);
}

struct spi_config
spi_setup(uint32_t bus, uint8_t mode, uint32_t rate)
{
    if (bus > 0 || !rate)
        shutdown("Invalid spi_setup parameters");

    spi_hw_setup(rate);
    return (struct spi_config){ .cfg = SPI1->CR1 };
}

void
spi_prepare(struct spi_config config)
{
    SPI1->CR1 = config.cfg;
}

void
spi_transfer(struct spi_config config, uint8_t receive_data,
             uint8_t len, uint8_t *data)
{
    uint8_t rxptr = 0;
    while (rxptr<len) {
        while(!(SPI1->SR & SPI_SR_TXE));
        __DMB();
        *((uint8_t*)&(SPI1->DR)) = data[rxptr]; // Hack with pointers
        // to write/read only 8 bits from 16-bit DR (see errata)
        while(!(SPI1->SR & SPI_SR_RXNE));
        __DMB();
        if(receive_data) {
            data[rxptr] = *((uint8_t*)&(SPI1->DR));
        }
        rxptr ++;
    }
}