diff options
Diffstat (limited to 'lib/same70b/include/instance/efc.h')
| -rw-r--r-- | lib/same70b/include/instance/efc.h | 59 |
1 files changed, 59 insertions, 0 deletions
diff --git a/lib/same70b/include/instance/efc.h b/lib/same70b/include/instance/efc.h new file mode 100644 index 00000000..475d470f --- /dev/null +++ b/lib/same70b/include/instance/efc.h @@ -0,0 +1,59 @@ +/** + * \file + * + * \brief Instance description for EFC + * + * Copyright (c) 2019 Microchip Technology Inc. + * + * \license_start + * + * \page License + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the "License"); + * you may not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * http://www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + * \license_stop + * + */ + +/* file generated from device description version 2019-01-18T21:19:59Z */ +#ifndef _SAME70_EFC_INSTANCE_H_ +#define _SAME70_EFC_INSTANCE_H_ + +/* ========== Register definition for EFC peripheral ========== */ +#if (defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) + +#define REG_EEFC_FMR (0x400E0C00) /**< (EFC) EEFC Flash Mode Register */ +#define REG_EEFC_FCR (0x400E0C04) /**< (EFC) EEFC Flash Command Register */ +#define REG_EEFC_FSR (0x400E0C08) /**< (EFC) EEFC Flash Status Register */ +#define REG_EEFC_FRR (0x400E0C0C) /**< (EFC) EEFC Flash Result Register */ +#define REG_EEFC_WPMR (0x400E0CE4) /**< (EFC) Write Protection Mode Register */ + +#else + +#define REG_EEFC_FMR (*(__IO uint32_t*)0x400E0C00U) /**< (EFC) EEFC Flash Mode Register */ +#define REG_EEFC_FCR (*(__O uint32_t*)0x400E0C04U) /**< (EFC) EEFC Flash Command Register */ +#define REG_EEFC_FSR (*(__I uint32_t*)0x400E0C08U) /**< (EFC) EEFC Flash Status Register */ +#define REG_EEFC_FRR (*(__I uint32_t*)0x400E0C0CU) /**< (EFC) EEFC Flash Result Register */ +#define REG_EEFC_WPMR (*(__IO uint32_t*)0x400E0CE4U) /**< (EFC) Write Protection Mode Register */ + +#endif /* (defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */ + +/* ========== Instance Parameter definitions for EFC peripheral ========== */ +#define EFC_FLASH_SIZE 2097152 +#define EFC_PAGE_SIZE 512 +#define EFC_INSTANCE_ID 6 +#define EFC_PAGES_PR_REGION 32 + +#endif /* _SAME70_EFC_INSTANCE_ */ |