diff options
Diffstat (limited to 'lib/sam3x/include/instance/uart.h')
| -rw-r--r-- | lib/sam3x/include/instance/uart.h | 76 |
1 files changed, 76 insertions, 0 deletions
diff --git a/lib/sam3x/include/instance/uart.h b/lib/sam3x/include/instance/uart.h new file mode 100644 index 00000000..73774913 --- /dev/null +++ b/lib/sam3x/include/instance/uart.h @@ -0,0 +1,76 @@ +/* ---------------------------------------------------------------------------- */ +/* Atmel Microcontroller Software Support */ +/* SAM Software Package License */ +/* ---------------------------------------------------------------------------- */ +/* Copyright (c) %copyright_year%, Atmel Corporation */ +/* */ +/* All rights reserved. */ +/* */ +/* Redistribution and use in source and binary forms, with or without */ +/* modification, are permitted provided that the following condition is met: */ +/* */ +/* - Redistributions of source code must retain the above copyright notice, */ +/* this list of conditions and the disclaimer below. */ +/* */ +/* Atmel's name may not be used to endorse or promote products derived from */ +/* this software without specific prior written permission. */ +/* */ +/* DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR */ +/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */ +/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE */ +/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, */ +/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */ +/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, */ +/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF */ +/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING */ +/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */ +/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */ +/* ---------------------------------------------------------------------------- */ + +#ifndef _SAM3XA_UART_INSTANCE_ +#define _SAM3XA_UART_INSTANCE_ + +/* ========== Register definition for UART peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_UART_CR (0x400E0800U) /**< \brief (UART) Control Register */ + #define REG_UART_MR (0x400E0804U) /**< \brief (UART) Mode Register */ + #define REG_UART_IER (0x400E0808U) /**< \brief (UART) Interrupt Enable Register */ + #define REG_UART_IDR (0x400E080CU) /**< \brief (UART) Interrupt Disable Register */ + #define REG_UART_IMR (0x400E0810U) /**< \brief (UART) Interrupt Mask Register */ + #define REG_UART_SR (0x400E0814U) /**< \brief (UART) Status Register */ + #define REG_UART_RHR (0x400E0818U) /**< \brief (UART) Receive Holding Register */ + #define REG_UART_THR (0x400E081CU) /**< \brief (UART) Transmit Holding Register */ + #define REG_UART_BRGR (0x400E0820U) /**< \brief (UART) Baud Rate Generator Register */ + #define REG_UART_RPR (0x400E0900U) /**< \brief (UART) Receive Pointer Register */ + #define REG_UART_RCR (0x400E0904U) /**< \brief (UART) Receive Counter Register */ + #define REG_UART_TPR (0x400E0908U) /**< \brief (UART) Transmit Pointer Register */ + #define REG_UART_TCR (0x400E090CU) /**< \brief (UART) Transmit Counter Register */ + #define REG_UART_RNPR (0x400E0910U) /**< \brief (UART) Receive Next Pointer Register */ + #define REG_UART_RNCR (0x400E0914U) /**< \brief (UART) Receive Next Counter Register */ + #define REG_UART_TNPR (0x400E0918U) /**< \brief (UART) Transmit Next Pointer Register */ + #define REG_UART_TNCR (0x400E091CU) /**< \brief (UART) Transmit Next Counter Register */ + #define REG_UART_PTCR (0x400E0920U) /**< \brief (UART) Transfer Control Register */ + #define REG_UART_PTSR (0x400E0924U) /**< \brief (UART) Transfer Status Register */ +#else + #define REG_UART_CR (*(__O uint32_t*)0x400E0800U) /**< \brief (UART) Control Register */ + #define REG_UART_MR (*(__IO uint32_t*)0x400E0804U) /**< \brief (UART) Mode Register */ + #define REG_UART_IER (*(__O uint32_t*)0x400E0808U) /**< \brief (UART) Interrupt Enable Register */ + #define REG_UART_IDR (*(__O uint32_t*)0x400E080CU) /**< \brief (UART) Interrupt Disable Register */ + #define REG_UART_IMR (*(__I uint32_t*)0x400E0810U) /**< \brief (UART) Interrupt Mask Register */ + #define REG_UART_SR (*(__I uint32_t*)0x400E0814U) /**< \brief (UART) Status Register */ + #define REG_UART_RHR (*(__I uint32_t*)0x400E0818U) /**< \brief (UART) Receive Holding Register */ + #define REG_UART_THR (*(__O uint32_t*)0x400E081CU) /**< \brief (UART) Transmit Holding Register */ + #define REG_UART_BRGR (*(__IO uint32_t*)0x400E0820U) /**< \brief (UART) Baud Rate Generator Register */ + #define REG_UART_RPR (*(__IO uint32_t*)0x400E0900U) /**< \brief (UART) Receive Pointer Register */ + #define REG_UART_RCR (*(__IO uint32_t*)0x400E0904U) /**< \brief (UART) Receive Counter Register */ + #define REG_UART_TPR (*(__IO uint32_t*)0x400E0908U) /**< \brief (UART) Transmit Pointer Register */ + #define REG_UART_TCR (*(__IO uint32_t*)0x400E090CU) /**< \brief (UART) Transmit Counter Register */ + #define REG_UART_RNPR (*(__IO uint32_t*)0x400E0910U) /**< \brief (UART) Receive Next Pointer Register */ + #define REG_UART_RNCR (*(__IO uint32_t*)0x400E0914U) /**< \brief (UART) Receive Next Counter Register */ + #define REG_UART_TNPR (*(__IO uint32_t*)0x400E0918U) /**< \brief (UART) Transmit Next Pointer Register */ + #define REG_UART_TNCR (*(__IO uint32_t*)0x400E091CU) /**< \brief (UART) Transmit Next Counter Register */ + #define REG_UART_PTCR (*(__O uint32_t*)0x400E0920U) /**< \brief (UART) Transfer Control Register */ + #define REG_UART_PTSR (*(__I uint32_t*)0x400E0924U) /**< \brief (UART) Transfer Status Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM3XA_UART_INSTANCE_ */ |