aboutsummaryrefslogtreecommitdiffstats
path: root/lib/cmsis-sam3x8e/include/component/component_wdt.h
diff options
context:
space:
mode:
Diffstat (limited to 'lib/cmsis-sam3x8e/include/component/component_wdt.h')
-rw-r--r--lib/cmsis-sam3x8e/include/component/component_wdt.h72
1 files changed, 0 insertions, 72 deletions
diff --git a/lib/cmsis-sam3x8e/include/component/component_wdt.h b/lib/cmsis-sam3x8e/include/component/component_wdt.h
deleted file mode 100644
index ded5d853..00000000
--- a/lib/cmsis-sam3x8e/include/component/component_wdt.h
+++ /dev/null
@@ -1,72 +0,0 @@
-/* ----------------------------------------------------------------------------
- * SAM Software Package License
- * ----------------------------------------------------------------------------
- * Copyright (c) 2012, Atmel Corporation
- *
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following condition is met:
- *
- * - Redistributions of source code must retain the above copyright notice,
- * this list of conditions and the disclaimer below.
- *
- * Atmel's name may not be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
- * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
- * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
- * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
- * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
- * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
- * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
- * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
- * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- * ----------------------------------------------------------------------------
- */
-
-#ifndef _SAM3XA_WDT_COMPONENT_
-#define _SAM3XA_WDT_COMPONENT_
-
-/* ============================================================================= */
-/** SOFTWARE API DEFINITION FOR Watchdog Timer */
-/* ============================================================================= */
-/** \addtogroup SAM3XA_WDT Watchdog Timer */
-/*@{*/
-
-#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
-/** \brief Wdt hardware registers */
-typedef struct {
- WoReg WDT_CR; /**< \brief (Wdt Offset: 0x00) Control Register */
- RwReg WDT_MR; /**< \brief (Wdt Offset: 0x04) Mode Register */
- RoReg WDT_SR; /**< \brief (Wdt Offset: 0x08) Status Register */
-} Wdt;
-#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
-/* -------- WDT_CR : (WDT Offset: 0x00) Control Register -------- */
-#define WDT_CR_WDRSTT (0x1u << 0) /**< \brief (WDT_CR) Watchdog Restart */
-#define WDT_CR_KEY_Pos 24
-#define WDT_CR_KEY_Msk (0xffu << WDT_CR_KEY_Pos) /**< \brief (WDT_CR) Password */
-#define WDT_CR_KEY(value) ((WDT_CR_KEY_Msk & ((value) << WDT_CR_KEY_Pos)))
-/* -------- WDT_MR : (WDT Offset: 0x04) Mode Register -------- */
-#define WDT_MR_WDV_Pos 0
-#define WDT_MR_WDV_Msk (0xfffu << WDT_MR_WDV_Pos) /**< \brief (WDT_MR) Watchdog Counter Value */
-#define WDT_MR_WDV(value) ((WDT_MR_WDV_Msk & ((value) << WDT_MR_WDV_Pos)))
-#define WDT_MR_WDFIEN (0x1u << 12) /**< \brief (WDT_MR) Watchdog Fault Interrupt Enable */
-#define WDT_MR_WDRSTEN (0x1u << 13) /**< \brief (WDT_MR) Watchdog Reset Enable */
-#define WDT_MR_WDRPROC (0x1u << 14) /**< \brief (WDT_MR) Watchdog Reset Processor */
-#define WDT_MR_WDDIS (0x1u << 15) /**< \brief (WDT_MR) Watchdog Disable */
-#define WDT_MR_WDD_Pos 16
-#define WDT_MR_WDD_Msk (0xfffu << WDT_MR_WDD_Pos) /**< \brief (WDT_MR) Watchdog Delta Value */
-#define WDT_MR_WDD(value) ((WDT_MR_WDD_Msk & ((value) << WDT_MR_WDD_Pos)))
-#define WDT_MR_WDDBGHLT (0x1u << 28) /**< \brief (WDT_MR) Watchdog Debug Halt */
-#define WDT_MR_WDIDLEHLT (0x1u << 29) /**< \brief (WDT_MR) Watchdog Idle Halt */
-/* -------- WDT_SR : (WDT Offset: 0x08) Status Register -------- */
-#define WDT_SR_WDUNF (0x1u << 0) /**< \brief (WDT_SR) Watchdog Underflow */
-#define WDT_SR_WDERR (0x1u << 1) /**< \brief (WDT_SR) Watchdog Error */
-
-/*@}*/
-
-
-#endif /* _SAM3XA_WDT_COMPONENT_ */