diff options
| author | Arkadiusz Raj <arek@raj.priv.pl> | 2021-02-19 16:40:10 +0000 |
|---|---|---|
| committer | Kevin O'Connor <kevin@koconnor.net> | 2021-02-19 12:15:31 -0500 |
| commit | 28e41806f5ccd3bb5b93b8f88ed1060f182e0840 (patch) | |
| tree | e78dae3dbba75508c60327047e33d74156997017 /src | |
| parent | a6e28f7d6aec3299f124605849cee4766da8217c (diff) | |
| download | kutter-28e41806f5ccd3bb5b93b8f88ed1060f182e0840.tar.gz kutter-28e41806f5ccd3bb5b93b8f88ed1060f182e0840.tar.xz kutter-28e41806f5ccd3bb5b93b8f88ed1060f182e0840.zip | |
stm32: 25MHz clock fixes
Signed-off-by: Arkadiusz Raj <arek.raj@gmail.com>
Diffstat (limited to 'src')
| -rw-r--r-- | src/stm32/stm32f4.c | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/src/stm32/stm32f4.c b/src/stm32/stm32f4.c index 8656495b..e6f8637f 100644 --- a/src/stm32/stm32f4.c +++ b/src/stm32/stm32f4.c @@ -145,7 +145,8 @@ enable_clock_stm32f40x(void) { #if CONFIG_MACH_STM32F405 || CONFIG_MACH_STM32F407 \ || CONFIG_MACH_STM32F401 || CONFIG_MACH_STM32F429 - uint32_t pll_base = 2000000, pll_freq = CONFIG_CLOCK_FREQ * 2, pllcfgr; + uint32_t pll_base = (CONFIG_STM32_CLOCK_REF_25M) ? 1000000 : 2000000; + uint32_t pll_freq = CONFIG_CLOCK_FREQ * 2, pllcfgr; if (!CONFIG_STM32_CLOCK_REF_INTERNAL) { // Configure 168Mhz PLL from external crystal (HSE) uint32_t div = CONFIG_CLOCK_REF_FREQ / pll_base; |