diff options
| author | Kevin O'Connor <kevin@koconnor.net> | 2025-05-31 02:01:39 -0400 |
|---|---|---|
| committer | Kevin O'Connor <kevin@koconnor.net> | 2025-05-31 15:20:12 -0400 |
| commit | cfa48fe39f1bb87a6b2766edd953c77c205ba7f5 (patch) | |
| tree | 85f24ea6d25372a66a18cce4fbc68f288d468aa9 /src/stm32/stm32g4.c | |
| parent | 2dd73d0431a2e6a0a88d5ebd95ffa870b1b45831 (diff) | |
| download | kutter-cfa48fe39f1bb87a6b2766edd953c77c205ba7f5.tar.gz kutter-cfa48fe39f1bb87a6b2766edd953c77c205ba7f5.tar.xz kutter-cfa48fe39f1bb87a6b2766edd953c77c205ba7f5.zip | |
stm32: Run stm32g431 at 170Mhz
The chip supports 170Mhz, so no need to run at 150Mhz.
Signed-off-by: Kevin O'Connor <kevin@koconnor.net>
Diffstat (limited to 'src/stm32/stm32g4.c')
| -rw-r--r-- | src/stm32/stm32g4.c | 9 |
1 files changed, 6 insertions, 3 deletions
diff --git a/src/stm32/stm32g4.c b/src/stm32/stm32g4.c index 6d6d1c0d..02c9656f 100644 --- a/src/stm32/stm32g4.c +++ b/src/stm32/stm32g4.c @@ -1,6 +1,6 @@ // Code to setup clocks and gpio on stm32g4 // -// Copyright (C) 2019 Kevin O'Connor <kevin@koconnor.net> +// Copyright (C) 2019-2025 Kevin O'Connor <kevin@koconnor.net> // // This file may be distributed under the terms of the GNU GPLv3 license. @@ -85,14 +85,14 @@ enable_clock_stm32g4(void) { uint32_t pll_base = 4000000, pll_freq = CONFIG_CLOCK_FREQ * 2, pllcfgr; if (!CONFIG_STM32_CLOCK_REF_INTERNAL) { - // Configure 150Mhz PLL from external crystal (HSE) + // Configure PLL from external crystal (HSE) uint32_t div = CONFIG_CLOCK_REF_FREQ / pll_base - 1; RCC->CR |= RCC_CR_HSEON; while (!(RCC->CR & RCC_CR_HSERDY)) ; pllcfgr = RCC_PLLCFGR_PLLSRC_HSE | (div << RCC_PLLCFGR_PLLM_Pos); } else { - // Configure 150Mhz PLL from internal 16Mhz oscillator (HSI) + // Configure PLL from internal 16Mhz oscillator (HSI) uint32_t div = 16000000 / pll_base - 1; pllcfgr = RCC_PLLCFGR_PLLSRC_HSI | (div << RCC_PLLCFGR_PLLM_Pos); RCC->CR |= RCC_CR_HSION; @@ -134,6 +134,9 @@ clock_setup(void) enable_pclock(PWR_BASE); PWR->CR3 |= PWR_CR3_APC; // allow gpio pullup/down + if (CONFIG_CLOCK_FREQ > 150000000) + // Enable "range 1 boost" mode + PWR->CR5 = 0; // Wait for PLL lock while (!(RCC->CR & RCC_CR_PLLRDY)) |