lib: Add rp2040 build files

Signed-off-by: Kevin O'Connor <kevin@koconnor.net>

1 files changed, 398 insertions, 0 deletions

diff --git a/lib/rp2040/hardware/regs/rtc.h b/lib/rp2040/hardware/regs/rtc.h
new file mode 100644
index 00000000..7d62c9d7
--- /dev/null
+++ b/lib/rp2040/hardware/regs/rtc.h
@@ -0,0 +1,398 @@
+/**
+ * Copyright (c) 2021 Raspberry Pi (Trading) Ltd.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+// =============================================================================
+// Register block : RTC
+// Version        : 1
+// Bus type       : apb
+// Description    : Register block to control RTC
+// =============================================================================
+#ifndef HARDWARE_REGS_RTC_DEFINED
+#define HARDWARE_REGS_RTC_DEFINED
+// =============================================================================
+// Register    : RTC_CLKDIV_M1
+// Description : Divider minus 1 for the 1 second counter. Safe to change the
+//               value when RTC is not enabled.
+#define RTC_CLKDIV_M1_OFFSET _u(0x00000000)
+#define RTC_CLKDIV_M1_BITS   _u(0x0000ffff)
+#define RTC_CLKDIV_M1_RESET  _u(0x00000000)
+#define RTC_CLKDIV_M1_MSB    _u(15)
+#define RTC_CLKDIV_M1_LSB    _u(0)
+#define RTC_CLKDIV_M1_ACCESS "RW"
+// =============================================================================
+// Register    : RTC_SETUP_0
+// Description : RTC setup register 0
+#define RTC_SETUP_0_OFFSET _u(0x00000004)
+#define RTC_SETUP_0_BITS   _u(0x00ffff1f)
+#define RTC_SETUP_0_RESET  _u(0x00000000)
+// -----------------------------------------------------------------------------
+// Field       : RTC_SETUP_0_YEAR
+// Description : Year
+#define RTC_SETUP_0_YEAR_RESET  _u(0x000)
+#define RTC_SETUP_0_YEAR_BITS   _u(0x00fff000)
+#define RTC_SETUP_0_YEAR_MSB    _u(23)
+#define RTC_SETUP_0_YEAR_LSB    _u(12)
+#define RTC_SETUP_0_YEAR_ACCESS "RW"
+// -----------------------------------------------------------------------------
+// Field       : RTC_SETUP_0_MONTH
+// Description : Month (1..12)
+#define RTC_SETUP_0_MONTH_RESET  _u(0x0)
+#define RTC_SETUP_0_MONTH_BITS   _u(0x00000f00)
+#define RTC_SETUP_0_MONTH_MSB    _u(11)
+#define RTC_SETUP_0_MONTH_LSB    _u(8)
+#define RTC_SETUP_0_MONTH_ACCESS "RW"
+// -----------------------------------------------------------------------------
+// Field       : RTC_SETUP_0_DAY
+// Description : Day of the month (1..31)
+#define RTC_SETUP_0_DAY_RESET  _u(0x00)
+#define RTC_SETUP_0_DAY_BITS   _u(0x0000001f)
+#define RTC_SETUP_0_DAY_MSB    _u(4)
+#define RTC_SETUP_0_DAY_LSB    _u(0)
+#define RTC_SETUP_0_DAY_ACCESS "RW"
+// =============================================================================
+// Register    : RTC_SETUP_1
+// Description : RTC setup register 1
+#define RTC_SETUP_1_OFFSET _u(0x00000008)
+#define RTC_SETUP_1_BITS   _u(0x071f3f3f)
+#define RTC_SETUP_1_RESET  _u(0x00000000)
+// -----------------------------------------------------------------------------
+// Field       : RTC_SETUP_1_DOTW
+// Description : Day of the week: 1-Monday...0-Sunday ISO 8601 mod 7
+#define RTC_SETUP_1_DOTW_RESET  _u(0x0)
+#define RTC_SETUP_1_DOTW_BITS   _u(0x07000000)
+#define RTC_SETUP_1_DOTW_MSB    _u(26)
+#define RTC_SETUP_1_DOTW_LSB    _u(24)
+#define RTC_SETUP_1_DOTW_ACCESS "RW"
+// -----------------------------------------------------------------------------
+// Field       : RTC_SETUP_1_HOUR
+// Description : Hours
+#define RTC_SETUP_1_HOUR_RESET  _u(0x00)
+#define RTC_SETUP_1_HOUR_BITS   _u(0x001f0000)
+#define RTC_SETUP_1_HOUR_MSB    _u(20)
+#define RTC_SETUP_1_HOUR_LSB    _u(16)
+#define RTC_SETUP_1_HOUR_ACCESS "RW"
+// -----------------------------------------------------------------------------
+// Field       : RTC_SETUP_1_MIN
+// Description : Minutes
+#define RTC_SETUP_1_MIN_RESET  _u(0x00)
+#define RTC_SETUP_1_MIN_BITS   _u(0x00003f00)
+#define RTC_SETUP_1_MIN_MSB    _u(13)
+#define RTC_SETUP_1_MIN_LSB    _u(8)
+#define RTC_SETUP_1_MIN_ACCESS "RW"
+// -----------------------------------------------------------------------------
+// Field       : RTC_SETUP_1_SEC
+// Description : Seconds
+#define RTC_SETUP_1_SEC_RESET  _u(0x00)
+#define RTC_SETUP_1_SEC_BITS   _u(0x0000003f)
+#define RTC_SETUP_1_SEC_MSB    _u(5)
+#define RTC_SETUP_1_SEC_LSB    _u(0)
+#define RTC_SETUP_1_SEC_ACCESS "RW"
+// =============================================================================
+// Register    : RTC_CTRL
+// Description : RTC Control and status
+#define RTC_CTRL_OFFSET _u(0x0000000c)
+#define RTC_CTRL_BITS   _u(0x00000113)
+#define RTC_CTRL_RESET  _u(0x00000000)
+// -----------------------------------------------------------------------------
+// Field       : RTC_CTRL_FORCE_NOTLEAPYEAR
+// Description : If set, leapyear is forced off.
+//               Useful for years divisible by 100 but not by 400
+#define RTC_CTRL_FORCE_NOTLEAPYEAR_RESET  _u(0x0)
+#define RTC_CTRL_FORCE_NOTLEAPYEAR_BITS   _u(0x00000100)
+#define RTC_CTRL_FORCE_NOTLEAPYEAR_MSB    _u(8)
+#define RTC_CTRL_FORCE_NOTLEAPYEAR_LSB    _u(8)
+#define RTC_CTRL_FORCE_NOTLEAPYEAR_ACCESS "RW"
+// -----------------------------------------------------------------------------
+// Field       : RTC_CTRL_LOAD
+// Description : Load RTC
+#define RTC_CTRL_LOAD_RESET  _u(0x0)
+#define RTC_CTRL_LOAD_BITS   _u(0x00000010)
+#define RTC_CTRL_LOAD_MSB    _u(4)
+#define RTC_CTRL_LOAD_LSB    _u(4)
+#define RTC_CTRL_LOAD_ACCESS "SC"
+// -----------------------------------------------------------------------------
+// Field       : RTC_CTRL_RTC_ACTIVE
+// Description : RTC enabled (running)
+#define RTC_CTRL_RTC_ACTIVE_RESET  "-"
+#define RTC_CTRL_RTC_ACTIVE_BITS   _u(0x00000002)
+#define RTC_CTRL_RTC_ACTIVE_MSB    _u(1)
+#define RTC_CTRL_RTC_ACTIVE_LSB    _u(1)
+#define RTC_CTRL_RTC_ACTIVE_ACCESS "RO"
+// -----------------------------------------------------------------------------
+// Field       : RTC_CTRL_RTC_ENABLE
+// Description : Enable RTC
+#define RTC_CTRL_RTC_ENABLE_RESET  _u(0x0)
+#define RTC_CTRL_RTC_ENABLE_BITS   _u(0x00000001)
+#define RTC_CTRL_RTC_ENABLE_MSB    _u(0)
+#define RTC_CTRL_RTC_ENABLE_LSB    _u(0)
+#define RTC_CTRL_RTC_ENABLE_ACCESS "RW"
+// =============================================================================
+// Register    : RTC_IRQ_SETUP_0
+// Description : Interrupt setup register 0
+#define RTC_IRQ_SETUP_0_OFFSET _u(0x00000010)
+#define RTC_IRQ_SETUP_0_BITS   _u(0x37ffff1f)
+#define RTC_IRQ_SETUP_0_RESET  _u(0x00000000)
+// -----------------------------------------------------------------------------
+// Field       : RTC_IRQ_SETUP_0_MATCH_ACTIVE
+// Description : None
+#define RTC_IRQ_SETUP_0_MATCH_ACTIVE_RESET  "-"
+#define RTC_IRQ_SETUP_0_MATCH_ACTIVE_BITS   _u(0x20000000)
+#define RTC_IRQ_SETUP_0_MATCH_ACTIVE_MSB    _u(29)
+#define RTC_IRQ_SETUP_0_MATCH_ACTIVE_LSB    _u(29)
+#define RTC_IRQ_SETUP_0_MATCH_ACTIVE_ACCESS "RO"
+// -----------------------------------------------------------------------------
+// Field       : RTC_IRQ_SETUP_0_MATCH_ENA
+// Description : Global match enable. Don't change any other value while this
+//               one is enabled
+#define RTC_IRQ_SETUP_0_MATCH_ENA_RESET  _u(0x0)
+#define RTC_IRQ_SETUP_0_MATCH_ENA_BITS   _u(0x10000000)
+#define RTC_IRQ_SETUP_0_MATCH_ENA_MSB    _u(28)
+#define RTC_IRQ_SETUP_0_MATCH_ENA_LSB    _u(28)
+#define RTC_IRQ_SETUP_0_MATCH_ENA_ACCESS "RW"
+// -----------------------------------------------------------------------------
+// Field       : RTC_IRQ_SETUP_0_YEAR_ENA
+// Description : Enable year matching
+#define RTC_IRQ_SETUP_0_YEAR_ENA_RESET  _u(0x0)
+#define RTC_IRQ_SETUP_0_YEAR_ENA_BITS   _u(0x04000000)
+#define RTC_IRQ_SETUP_0_YEAR_ENA_MSB    _u(26)
+#define RTC_IRQ_SETUP_0_YEAR_ENA_LSB    _u(26)
+#define RTC_IRQ_SETUP_0_YEAR_ENA_ACCESS "RW"
+// -----------------------------------------------------------------------------
+// Field       : RTC_IRQ_SETUP_0_MONTH_ENA
+// Description : Enable month matching
+#define RTC_IRQ_SETUP_0_MONTH_ENA_RESET  _u(0x0)
+#define RTC_IRQ_SETUP_0_MONTH_ENA_BITS   _u(0x02000000)
+#define RTC_IRQ_SETUP_0_MONTH_ENA_MSB    _u(25)
+#define RTC_IRQ_SETUP_0_MONTH_ENA_LSB    _u(25)
+#define RTC_IRQ_SETUP_0_MONTH_ENA_ACCESS "RW"
+// -----------------------------------------------------------------------------
+// Field       : RTC_IRQ_SETUP_0_DAY_ENA
+// Description : Enable day matching
+#define RTC_IRQ_SETUP_0_DAY_ENA_RESET  _u(0x0)
+#define RTC_IRQ_SETUP_0_DAY_ENA_BITS   _u(0x01000000)
+#define RTC_IRQ_SETUP_0_DAY_ENA_MSB    _u(24)
+#define RTC_IRQ_SETUP_0_DAY_ENA_LSB    _u(24)
+#define RTC_IRQ_SETUP_0_DAY_ENA_ACCESS "RW"
+// -----------------------------------------------------------------------------
+// Field       : RTC_IRQ_SETUP_0_YEAR
+// Description : Year
+#define RTC_IRQ_SETUP_0_YEAR_RESET  _u(0x000)
+#define RTC_IRQ_SETUP_0_YEAR_BITS   _u(0x00fff000)
+#define RTC_IRQ_SETUP_0_YEAR_MSB    _u(23)
+#define RTC_IRQ_SETUP_0_YEAR_LSB    _u(12)
+#define RTC_IRQ_SETUP_0_YEAR_ACCESS "RW"
+// -----------------------------------------------------------------------------
+// Field       : RTC_IRQ_SETUP_0_MONTH
+// Description : Month (1..12)
+#define RTC_IRQ_SETUP_0_MONTH_RESET  _u(0x0)
+#define RTC_IRQ_SETUP_0_MONTH_BITS   _u(0x00000f00)
+#define RTC_IRQ_SETUP_0_MONTH_MSB    _u(11)
+#define RTC_IRQ_SETUP_0_MONTH_LSB    _u(8)
+#define RTC_IRQ_SETUP_0_MONTH_ACCESS "RW"
+// -----------------------------------------------------------------------------
+// Field       : RTC_IRQ_SETUP_0_DAY
+// Description : Day of the month (1..31)
+#define RTC_IRQ_SETUP_0_DAY_RESET  _u(0x00)
+#define RTC_IRQ_SETUP_0_DAY_BITS   _u(0x0000001f)
+#define RTC_IRQ_SETUP_0_DAY_MSB    _u(4)
+#define RTC_IRQ_SETUP_0_DAY_LSB    _u(0)
+#define RTC_IRQ_SETUP_0_DAY_ACCESS "RW"
+// =============================================================================
+// Register    : RTC_IRQ_SETUP_1
+// Description : Interrupt setup register 1
+#define RTC_IRQ_SETUP_1_OFFSET _u(0x00000014)
+#define RTC_IRQ_SETUP_1_BITS   _u(0xf71f3f3f)
+#define RTC_IRQ_SETUP_1_RESET  _u(0x00000000)
+// -----------------------------------------------------------------------------
+// Field       : RTC_IRQ_SETUP_1_DOTW_ENA
+// Description : Enable day of the week matching
+#define RTC_IRQ_SETUP_1_DOTW_ENA_RESET  _u(0x0)
+#define RTC_IRQ_SETUP_1_DOTW_ENA_BITS   _u(0x80000000)
+#define RTC_IRQ_SETUP_1_DOTW_ENA_MSB    _u(31)
+#define RTC_IRQ_SETUP_1_DOTW_ENA_LSB    _u(31)
+#define RTC_IRQ_SETUP_1_DOTW_ENA_ACCESS "RW"
+// -----------------------------------------------------------------------------
+// Field       : RTC_IRQ_SETUP_1_HOUR_ENA
+// Description : Enable hour matching
+#define RTC_IRQ_SETUP_1_HOUR_ENA_RESET  _u(0x0)
+#define RTC_IRQ_SETUP_1_HOUR_ENA_BITS   _u(0x40000000)
+#define RTC_IRQ_SETUP_1_HOUR_ENA_MSB    _u(30)
+#define RTC_IRQ_SETUP_1_HOUR_ENA_LSB    _u(30)
+#define RTC_IRQ_SETUP_1_HOUR_ENA_ACCESS "RW"
+// -----------------------------------------------------------------------------
+// Field       : RTC_IRQ_SETUP_1_MIN_ENA
+// Description : Enable minute matching
+#define RTC_IRQ_SETUP_1_MIN_ENA_RESET  _u(0x0)
+#define RTC_IRQ_SETUP_1_MIN_ENA_BITS   _u(0x20000000)
+#define RTC_IRQ_SETUP_1_MIN_ENA_MSB    _u(29)
+#define RTC_IRQ_SETUP_1_MIN_ENA_LSB    _u(29)
+#define RTC_IRQ_SETUP_1_MIN_ENA_ACCESS "RW"
+// -----------------------------------------------------------------------------
+// Field       : RTC_IRQ_SETUP_1_SEC_ENA
+// Description : Enable second matching
+#define RTC_IRQ_SETUP_1_SEC_ENA_RESET  _u(0x0)
+#define RTC_IRQ_SETUP_1_SEC_ENA_BITS   _u(0x10000000)
+#define RTC_IRQ_SETUP_1_SEC_ENA_MSB    _u(28)
+#define RTC_IRQ_SETUP_1_SEC_ENA_LSB    _u(28)
+#define RTC_IRQ_SETUP_1_SEC_ENA_ACCESS "RW"
+// -----------------------------------------------------------------------------
+// Field       : RTC_IRQ_SETUP_1_DOTW
+// Description : Day of the week
+#define RTC_IRQ_SETUP_1_DOTW_RESET  _u(0x0)
+#define RTC_IRQ_SETUP_1_DOTW_BITS   _u(0x07000000)
+#define RTC_IRQ_SETUP_1_DOTW_MSB    _u(26)
+#define RTC_IRQ_SETUP_1_DOTW_LSB    _u(24)
+#define RTC_IRQ_SETUP_1_DOTW_ACCESS "RW"
+// -----------------------------------------------------------------------------
+// Field       : RTC_IRQ_SETUP_1_HOUR
+// Description : Hours
+#define RTC_IRQ_SETUP_1_HOUR_RESET  _u(0x00)
+#define RTC_IRQ_SETUP_1_HOUR_BITS   _u(0x001f0000)
+#define RTC_IRQ_SETUP_1_HOUR_MSB    _u(20)
+#define RTC_IRQ_SETUP_1_HOUR_LSB    _u(16)
+#define RTC_IRQ_SETUP_1_HOUR_ACCESS "RW"
+// -----------------------------------------------------------------------------
+// Field       : RTC_IRQ_SETUP_1_MIN
+// Description : Minutes
+#define RTC_IRQ_SETUP_1_MIN_RESET  _u(0x00)
+#define RTC_IRQ_SETUP_1_MIN_BITS   _u(0x00003f00)
+#define RTC_IRQ_SETUP_1_MIN_MSB    _u(13)
+#define RTC_IRQ_SETUP_1_MIN_LSB    _u(8)
+#define RTC_IRQ_SETUP_1_MIN_ACCESS "RW"
+// -----------------------------------------------------------------------------
+// Field       : RTC_IRQ_SETUP_1_SEC
+// Description : Seconds
+#define RTC_IRQ_SETUP_1_SEC_RESET  _u(0x00)
+#define RTC_IRQ_SETUP_1_SEC_BITS   _u(0x0000003f)
+#define RTC_IRQ_SETUP_1_SEC_MSB    _u(5)
+#define RTC_IRQ_SETUP_1_SEC_LSB    _u(0)
+#define RTC_IRQ_SETUP_1_SEC_ACCESS "RW"
+// =============================================================================
+// Register    : RTC_RTC_1
+// Description : RTC register 1.
+#define RTC_RTC_1_OFFSET _u(0x00000018)
+#define RTC_RTC_1_BITS   _u(0x00ffff1f)
+#define RTC_RTC_1_RESET  _u(0x00000000)
+// -----------------------------------------------------------------------------
+// Field       : RTC_RTC_1_YEAR
+// Description : Year
+#define RTC_RTC_1_YEAR_RESET  "-"
+#define RTC_RTC_1_YEAR_BITS   _u(0x00fff000)
+#define RTC_RTC_1_YEAR_MSB    _u(23)
+#define RTC_RTC_1_YEAR_LSB    _u(12)
+#define RTC_RTC_1_YEAR_ACCESS "RO"
+// -----------------------------------------------------------------------------
+// Field       : RTC_RTC_1_MONTH
+// Description : Month (1..12)
+#define RTC_RTC_1_MONTH_RESET  "-"
+#define RTC_RTC_1_MONTH_BITS   _u(0x00000f00)
+#define RTC_RTC_1_MONTH_MSB    _u(11)
+#define RTC_RTC_1_MONTH_LSB    _u(8)
+#define RTC_RTC_1_MONTH_ACCESS "RO"
+// -----------------------------------------------------------------------------
+// Field       : RTC_RTC_1_DAY
+// Description : Day of the month (1..31)
+#define RTC_RTC_1_DAY_RESET  "-"
+#define RTC_RTC_1_DAY_BITS   _u(0x0000001f)
+#define RTC_RTC_1_DAY_MSB    _u(4)
+#define RTC_RTC_1_DAY_LSB    _u(0)
+#define RTC_RTC_1_DAY_ACCESS "RO"
+// =============================================================================
+// Register    : RTC_RTC_0
+// Description : RTC register 0
+//               Read this before RTC 1!
+#define RTC_RTC_0_OFFSET _u(0x0000001c)
+#define RTC_RTC_0_BITS   _u(0x071f3f3f)
+#define RTC_RTC_0_RESET  _u(0x00000000)
+// -----------------------------------------------------------------------------
+// Field       : RTC_RTC_0_DOTW
+// Description : Day of the week
+#define RTC_RTC_0_DOTW_RESET  "-"
+#define RTC_RTC_0_DOTW_BITS   _u(0x07000000)
+#define RTC_RTC_0_DOTW_MSB    _u(26)
+#define RTC_RTC_0_DOTW_LSB    _u(24)
+#define RTC_RTC_0_DOTW_ACCESS "RF"
+// -----------------------------------------------------------------------------
+// Field       : RTC_RTC_0_HOUR
+// Description : Hours
+#define RTC_RTC_0_HOUR_RESET  "-"
+#define RTC_RTC_0_HOUR_BITS   _u(0x001f0000)
+#define RTC_RTC_0_HOUR_MSB    _u(20)
+#define RTC_RTC_0_HOUR_LSB    _u(16)
+#define RTC_RTC_0_HOUR_ACCESS "RF"
+// -----------------------------------------------------------------------------
+// Field       : RTC_RTC_0_MIN
+// Description : Minutes
+#define RTC_RTC_0_MIN_RESET  "-"
+#define RTC_RTC_0_MIN_BITS   _u(0x00003f00)
+#define RTC_RTC_0_MIN_MSB    _u(13)
+#define RTC_RTC_0_MIN_LSB    _u(8)
+#define RTC_RTC_0_MIN_ACCESS "RF"
+// -----------------------------------------------------------------------------
+// Field       : RTC_RTC_0_SEC
+// Description : Seconds
+#define RTC_RTC_0_SEC_RESET  "-"
+#define RTC_RTC_0_SEC_BITS   _u(0x0000003f)
+#define RTC_RTC_0_SEC_MSB    _u(5)
+#define RTC_RTC_0_SEC_LSB    _u(0)
+#define RTC_RTC_0_SEC_ACCESS "RF"
+// =============================================================================
+// Register    : RTC_INTR
+// Description : Raw Interrupts
+#define RTC_INTR_OFFSET _u(0x00000020)
+#define RTC_INTR_BITS   _u(0x00000001)
+#define RTC_INTR_RESET  _u(0x00000000)
+// -----------------------------------------------------------------------------
+// Field       : RTC_INTR_RTC
+// Description : None
+#define RTC_INTR_RTC_RESET  _u(0x0)
+#define RTC_INTR_RTC_BITS   _u(0x00000001)
+#define RTC_INTR_RTC_MSB    _u(0)
+#define RTC_INTR_RTC_LSB    _u(0)
+#define RTC_INTR_RTC_ACCESS "RO"
+// =============================================================================
+// Register    : RTC_INTE
+// Description : Interrupt Enable
+#define RTC_INTE_OFFSET _u(0x00000024)
+#define RTC_INTE_BITS   _u(0x00000001)
+#define RTC_INTE_RESET  _u(0x00000000)
+// -----------------------------------------------------------------------------
+// Field       : RTC_INTE_RTC
+// Description : None
+#define RTC_INTE_RTC_RESET  _u(0x0)
+#define RTC_INTE_RTC_BITS   _u(0x00000001)
+#define RTC_INTE_RTC_MSB    _u(0)
+#define RTC_INTE_RTC_LSB    _u(0)
+#define RTC_INTE_RTC_ACCESS "RW"
+// =============================================================================
+// Register    : RTC_INTF
+// Description : Interrupt Force
+#define RTC_INTF_OFFSET _u(0x00000028)
+#define RTC_INTF_BITS   _u(0x00000001)
+#define RTC_INTF_RESET  _u(0x00000000)
+// -----------------------------------------------------------------------------
+// Field       : RTC_INTF_RTC
+// Description : None
+#define RTC_INTF_RTC_RESET  _u(0x0)
+#define RTC_INTF_RTC_BITS   _u(0x00000001)
+#define RTC_INTF_RTC_MSB    _u(0)
+#define RTC_INTF_RTC_LSB    _u(0)
+#define RTC_INTF_RTC_ACCESS "RW"
+// =============================================================================
+// Register    : RTC_INTS
+// Description : Interrupt status after masking & forcing
+#define RTC_INTS_OFFSET _u(0x0000002c)
+#define RTC_INTS_BITS   _u(0x00000001)
+#define RTC_INTS_RESET  _u(0x00000000)
+// -----------------------------------------------------------------------------
+// Field       : RTC_INTS_RTC
+// Description : None
+#define RTC_INTS_RTC_RESET  _u(0x0)
+#define RTC_INTS_RTC_BITS   _u(0x00000001)
+#define RTC_INTS_RTC_MSB    _u(0)
+#define RTC_INTS_RTC_LSB    _u(0)
+#define RTC_INTS_RTC_ACCESS "RO"
+// =============================================================================
+#endif // HARDWARE_REGS_RTC_DEFINED