aboutsummaryrefslogtreecommitdiffstats
path: root/lib/pico-sdk/rp2350/hardware/structs/dma_debug.h
diff options
context:
space:
mode:
authorKevin O'Connor <kevin@koconnor.net>2024-10-25 14:08:46 -0400
committerKevin O'Connor <kevin@koconnor.net>2024-11-13 14:25:59 -0500
commitf00919070edfe318896827e5ed1ebb4cc7e40361 (patch)
treea306571f749750716d79a745bad64c53e9e64330 /lib/pico-sdk/rp2350/hardware/structs/dma_debug.h
parent2ad0b1afc2f91010978a5acf9a8267df312210c4 (diff)
downloadkutter-f00919070edfe318896827e5ed1ebb4cc7e40361.tar.gz
kutter-f00919070edfe318896827e5ed1ebb4cc7e40361.tar.xz
kutter-f00919070edfe318896827e5ed1ebb4cc7e40361.zip
lib: Add rp2350 files to pico-sdk
Signed-off-by: Kevin O'Connor <kevin@koconnor.net>
Diffstat (limited to 'lib/pico-sdk/rp2350/hardware/structs/dma_debug.h')
-rw-r--r--lib/pico-sdk/rp2350/hardware/structs/dma_debug.h47
1 files changed, 47 insertions, 0 deletions
diff --git a/lib/pico-sdk/rp2350/hardware/structs/dma_debug.h b/lib/pico-sdk/rp2350/hardware/structs/dma_debug.h
new file mode 100644
index 00000000..73c8bf43
--- /dev/null
+++ b/lib/pico-sdk/rp2350/hardware/structs/dma_debug.h
@@ -0,0 +1,47 @@
+// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT
+
+/**
+ * Copyright (c) 2024 Raspberry Pi Ltd.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+#ifndef _HARDWARE_STRUCTS_DMA_DEBUG_H
+#define _HARDWARE_STRUCTS_DMA_DEBUG_H
+
+/**
+ * \file rp2350/dma_debug.h
+ */
+
+#include "hardware/address_mapped.h"
+#include "hardware/regs/dma.h"
+
+// Reference to datasheet: https://datasheets.raspberrypi.com/rp2350/rp2350-datasheet.pdf#tab-registerlist_dma
+//
+// The _REG_ macro is intended to help make the register navigable in your IDE (for example, using the "Go to Definition" feature)
+// _REG_(x) will link to the corresponding register in hardware/regs/dma.h.
+//
+// Bit-field descriptions are of the form:
+// BITMASK [BITRANGE] FIELDNAME (RESETVALUE) DESCRIPTION
+
+typedef struct {
+ _REG_(DMA_CH0_DBG_CTDREQ_OFFSET) // DMA_CH0_DBG_CTDREQ
+ // Read: get channel DREQ counter (i
+ // 0x0000003f [5:0] CH0_DBG_CTDREQ (0x00)
+ io_rw_32 dbg_ctdreq;
+
+ _REG_(DMA_CH0_DBG_TCR_OFFSET) // DMA_CH0_DBG_TCR
+ // Read to get channel TRANS_COUNT reload value, i
+ // 0xffffffff [31:0] CH0_DBG_TCR (0x00000000)
+ io_ro_32 dbg_tcr;
+
+ uint32_t _pad0[14];
+} dma_debug_channel_hw_t;
+
+typedef struct {
+ dma_debug_channel_hw_t ch[16];
+} dma_debug_hw_t;
+
+#define dma_debug_hw ((dma_debug_hw_t *)(DMA_BASE + DMA_CH0_DBG_CTDREQ_OFFSET))
+
+#endif // _HARDWARE_STRUCTS_DMA_DEBUG_H
+