aboutsummaryrefslogtreecommitdiffstats
path: root/klippy/extras/tmc2660.py
diff options
context:
space:
mode:
authorKevin O'Connor <kevin@koconnor.net>2019-06-25 12:01:47 -0400
committerKevinOConnor <kevin@koconnor.net>2019-06-28 16:59:26 -0400
commit4df78cd84399d6f475b207302110226ae07129c5 (patch)
tree43bbb7f5c7f01aa776305f55097885368aab39f5 /klippy/extras/tmc2660.py
parent7947dc3389f036edd6bdd2e2bbe654e096deef7d (diff)
downloadkutter-4df78cd84399d6f475b207302110226ae07129c5.tar.gz
kutter-4df78cd84399d6f475b207302110226ae07129c5.tar.xz
kutter-4df78cd84399d6f475b207302110226ae07129c5.zip
tmc: Configure "intpol" field from TMCMicrostepHelper
Signed-off-by: Kevin O'Connor <kevin@koconnor.net>
Diffstat (limited to 'klippy/extras/tmc2660.py')
-rw-r--r--klippy/extras/tmc2660.py7
1 files changed, 3 insertions, 4 deletions
diff --git a/klippy/extras/tmc2660.py b/klippy/extras/tmc2660.py
index e1dd7531..056ccfe1 100644
--- a/klippy/extras/tmc2660.py
+++ b/klippy/extras/tmc2660.py
@@ -19,7 +19,7 @@ Fields = {}
Fields["DRVCTRL"] = {
"MRES": 0x0f,
"DEDGE": 0x01 << 8,
- "INTPOL": 0x01 << 9,
+ "intpol": 0x01 << 9,
}
Fields["CHOPCONF"] = {
@@ -100,7 +100,7 @@ FieldFormatters = {
"MRES": (lambda v: "%d(%dusteps)" % (v, 0x100 >> v)),
"DEDGE": (lambda v:
"1(Both Edges Active)" if v else "0(Only Rising Edge active)"),
- "INTPOL": (lambda v: "1(On)" if v else "0(Off)"),
+ "intpol": (lambda v: "1(On)" if v else "0(Off)"),
"toff": (lambda v: ("%d" % v) if v else "0(Driver Disabled!)"),
"CHM": (lambda v: "1(constant toff)" if v else "0(spreadCycle)"),
"SFILT": (lambda v: "1(Filtered mode)" if v else "0(Standard mode)"),
@@ -252,9 +252,8 @@ class TMC2660:
mh = tmc.TMCMicrostepHelper(config, self.mcu_tmc)
self.get_microsteps = mh.get_microsteps
self.get_phase = mh.get_phase
- set_config_field = self.fields.set_config_field
- set_config_field(config, "INTPOL", True, 'interpolate')
# CHOPCONF
+ set_config_field = self.fields.set_config_field
set_config_field(config, "TBL", 2)
set_config_field(config, "RNDTF", 0)
set_config_field(config, "HDEC", 0)