blob: 93839e8887156869a776a7938498a270a468f8c2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
|
#ifndef LIB_REG_SIM_H
#define LIB_REG_SIM_H
#include <reg/regdefs.h>
#define SIM_SOPT REG_32(0x140047000) /* System Options Register 1 */
#define SIM_SOPT1CFG REG_32(0x40047004) /* SOPT1 Configuration Register */
#define SIM_SOPT2 REG_32(0x40048004) /* System Options Register 2 */
#define SOPT2_USBSRC 18 /* USB clock source select */
#define SOPT2_PLLFLLSEL 16 /* PLL/FLL clock select */
#define SOPT2_TRACECLKSEL 12 /* Debug trace clock select */
#define SOPT2_PTD7PAD 11 /* PTD7 pad drive strength */
#define SOPT2_CLKOUTSEL 5 /* CLKOUT select */
#define SOPT2_CLKOUTSEL_M (BITS(3) << SOPT2_CLKOUTSEL)
#define SOPT2_RTCCLKOUTSEL 4 /* RTC clock out select */
#define SIM_SOPT4 REG_32(0x4004800C) /* System Options Register 4 */
#define SIM_SOPT5 REG_32(0x40048010) /* System Options Register 5 */
#define SIM_SOPT7 REG_32(0x40048018) /* System Options Register 7 */
#define SIM_SDID REG_32(0x40048024) /* System Device Identification Register */
#define SIM_SCGC1 REG_32(0x40048028) /* System Clock Gating Control Register 1 */
#define SIM_SCGC2 REG_32(0x4004802C) /* System Clock Gating Control Register 2 */
#define SIM_SCGC3 REG_32(0x40048030) /* System Clock Gating Control Register 3 */
#define SIM_SCGC4 REG_32(0x40048034) /* System Clock Gating Control Register 4 */
#define SCGC4_VREF 20 /* VREF Clock Gate Control */
#define SCGC4_CMP 19 /* Comparator Clock Gate Control */
#define SCGC4_USBOTG 18 /* USB Clock Gate Control */
#define SCGC4_UART2 12 /* UART2 Clock Gate Control */
#define SCGC4_UART1 11 /* UART1 Clock Gate Control */
#define SCGC4_UART0 10 /* UART0 Clock Gate Control */
#define SCGC4_I2C1 7 /* I2C1 Clock Gate Control */
#define SCGC4_I2C0 6 /* I2C0 Clock Gate Control */
#define SCGC4_CMT 2 /* CMT Clock Gate Control */
#define SCGC4_EWM 1 /* EWM Clock Gate Control */
#define SIM_SCGC5 REG_32(0x40048038) /* System Clock Gating Control Register 5 */
#define SCGC5_PORTE 13 /* Port E Clock Gate Control */
#define SCGC5_PORTD 12 /* Port D Clock Gate Control */
#define SCGC5_PORTC 11 /* Port C Clock Gate Control */
#define SCGC5_PORTB 10 /* Port B Clock Gate Control */
#define SCGC5_PORTA 9 /* Port A Clock Gate Control */
#define SCGC5_TSI 5 /* TSI Clock Gate Control */
#define SCGC5_LPTIMER 0 /* Low Power Timer Access Control */
#define SIM_SCGC6 REG_32(0x4004803C) /* System Clock Gating Control Register 6 */
#define SIM_SCGC7 REG_32(0x40048040) /* System Clock Gating Control Register 7 */
#define SIM_CLKDIV1 REG_32(0x40048044) /* System Clock Divider Register 1 */
#define CLKDIV1_OUTDIV1 28 /* Clock 1 output divider value */
#define CLKDIV1_OUTDIV1_M (uint32_t)(BITS(4) << CLKDIV1_OUTDIV1)
#define CLKDIV1_OUTDIV2 24 /* Clock 2 output divider value */
#define CLKDIV1_OUTDIV2_M (uint32_t)(BITS(4) << CLKDIV1_OUTDIV2)
#define CLKDIV1_OUTDIV4 16 /* Clock 4 output divider value */
#define CLKDIV1_OUTDIV4_M (uint32_t)(BITS(4) << CLKDIV1_OUTDIV4)
#define SIM_CLKDIV2 REG_32(0x40048048) /* System Clock Divider Register 2 */
#define CLKDIV2_USBDIV 1 /* USB clock divider divisor */
#define CLKDIV2_USBDIV_M (uint32_t)(BITS(3) << CLKDIV2_USBDIV)
#define CLKDIV2_USBFRAC 0 /* USB clock divider fraction */
#define SIM_FCFG1 REG_32(0x4004804C) /* Flash Configuration Register 1 */
#define SIM_FCFG2 REG_32(0x40048050) /* Flash Configuration Register 2 */
#define SIM_UIDH REG_32(0x40048054) /* Unique Identification Register High */
#define SIM_UIDMH REG_32(0x40048058) /* Unique Identification Register Mid-High */
#define SIM_UIDML REG_32(0x4004805C) /* Unique Identification Register Mid Low */
#define SIM_UIDL REG_32(0x40048060) /* Unique Identification Register Low */
#endif /* LIB_REG_SIM_H */
|
