diff options
Diffstat (limited to 'lib/cmsis-sam4e/include/instance/spi.h')
| -rw-r--r-- | lib/cmsis-sam4e/include/instance/spi.h | 80 |
1 files changed, 0 insertions, 80 deletions
diff --git a/lib/cmsis-sam4e/include/instance/spi.h b/lib/cmsis-sam4e/include/instance/spi.h deleted file mode 100644 index f9d2f50c..00000000 --- a/lib/cmsis-sam4e/include/instance/spi.h +++ /dev/null @@ -1,80 +0,0 @@ -/* ---------------------------------------------------------------------------- */ -/* Atmel Microcontroller Software Support */ -/* SAM Software Package License */ -/* ---------------------------------------------------------------------------- */ -/* Copyright (c) %copyright_year%, Atmel Corporation */ -/* */ -/* All rights reserved. */ -/* */ -/* Redistribution and use in source and binary forms, with or without */ -/* modification, are permitted provided that the following condition is met: */ -/* */ -/* - Redistributions of source code must retain the above copyright notice, */ -/* this list of conditions and the disclaimer below. */ -/* */ -/* Atmel's name may not be used to endorse or promote products derived from */ -/* this software without specific prior written permission. */ -/* */ -/* DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR */ -/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */ -/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE */ -/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, */ -/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */ -/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, */ -/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF */ -/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING */ -/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */ -/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */ -/* ---------------------------------------------------------------------------- */ - -#ifndef _SAM4E_SPI_INSTANCE_ -#define _SAM4E_SPI_INSTANCE_ - -/* ========== Register definition for SPI peripheral ========== */ -#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) -#define REG_SPI_CR (0x40088000U) /**< \brief (SPI) Control Register */ -#define REG_SPI_MR (0x40088004U) /**< \brief (SPI) Mode Register */ -#define REG_SPI_RDR (0x40088008U) /**< \brief (SPI) Receive Data Register */ -#define REG_SPI_TDR (0x4008800CU) /**< \brief (SPI) Transmit Data Register */ -#define REG_SPI_SR (0x40088010U) /**< \brief (SPI) Status Register */ -#define REG_SPI_IER (0x40088014U) /**< \brief (SPI) Interrupt Enable Register */ -#define REG_SPI_IDR (0x40088018U) /**< \brief (SPI) Interrupt Disable Register */ -#define REG_SPI_IMR (0x4008801CU) /**< \brief (SPI) Interrupt Mask Register */ -#define REG_SPI_CSR (0x40088030U) /**< \brief (SPI) Chip Select Register */ -#define REG_SPI_WPMR (0x400880E4U) /**< \brief (SPI) Write Protection Control Register */ -#define REG_SPI_WPSR (0x400880E8U) /**< \brief (SPI) Write Protection Status Register */ -#define REG_SPI_RPR (0x40088100U) /**< \brief (SPI) Receive Pointer Register */ -#define REG_SPI_RCR (0x40088104U) /**< \brief (SPI) Receive Counter Register */ -#define REG_SPI_TPR (0x40088108U) /**< \brief (SPI) Transmit Pointer Register */ -#define REG_SPI_TCR (0x4008810CU) /**< \brief (SPI) Transmit Counter Register */ -#define REG_SPI_RNPR (0x40088110U) /**< \brief (SPI) Receive Next Pointer Register */ -#define REG_SPI_RNCR (0x40088114U) /**< \brief (SPI) Receive Next Counter Register */ -#define REG_SPI_TNPR (0x40088118U) /**< \brief (SPI) Transmit Next Pointer Register */ -#define REG_SPI_TNCR (0x4008811CU) /**< \brief (SPI) Transmit Next Counter Register */ -#define REG_SPI_PTCR (0x40088120U) /**< \brief (SPI) Transfer Control Register */ -#define REG_SPI_PTSR (0x40088124U) /**< \brief (SPI) Transfer Status Register */ -#else -#define REG_SPI_CR (*(WoReg*)0x40088000U) /**< \brief (SPI) Control Register */ -#define REG_SPI_MR (*(RwReg*)0x40088004U) /**< \brief (SPI) Mode Register */ -#define REG_SPI_RDR (*(RoReg*)0x40088008U) /**< \brief (SPI) Receive Data Register */ -#define REG_SPI_TDR (*(WoReg*)0x4008800CU) /**< \brief (SPI) Transmit Data Register */ -#define REG_SPI_SR (*(RoReg*)0x40088010U) /**< \brief (SPI) Status Register */ -#define REG_SPI_IER (*(WoReg*)0x40088014U) /**< \brief (SPI) Interrupt Enable Register */ -#define REG_SPI_IDR (*(WoReg*)0x40088018U) /**< \brief (SPI) Interrupt Disable Register */ -#define REG_SPI_IMR (*(RoReg*)0x4008801CU) /**< \brief (SPI) Interrupt Mask Register */ -#define REG_SPI_CSR (*(RwReg*)0x40088030U) /**< \brief (SPI) Chip Select Register */ -#define REG_SPI_WPMR (*(RwReg*)0x400880E4U) /**< \brief (SPI) Write Protection Control Register */ -#define REG_SPI_WPSR (*(RoReg*)0x400880E8U) /**< \brief (SPI) Write Protection Status Register */ -#define REG_SPI_RPR (*(RwReg*)0x40088100U) /**< \brief (SPI) Receive Pointer Register */ -#define REG_SPI_RCR (*(RwReg*)0x40088104U) /**< \brief (SPI) Receive Counter Register */ -#define REG_SPI_TPR (*(RwReg*)0x40088108U) /**< \brief (SPI) Transmit Pointer Register */ -#define REG_SPI_TCR (*(RwReg*)0x4008810CU) /**< \brief (SPI) Transmit Counter Register */ -#define REG_SPI_RNPR (*(RwReg*)0x40088110U) /**< \brief (SPI) Receive Next Pointer Register */ -#define REG_SPI_RNCR (*(RwReg*)0x40088114U) /**< \brief (SPI) Receive Next Counter Register */ -#define REG_SPI_TNPR (*(RwReg*)0x40088118U) /**< \brief (SPI) Transmit Next Pointer Register */ -#define REG_SPI_TNCR (*(RwReg*)0x4008811CU) /**< \brief (SPI) Transmit Next Counter Register */ -#define REG_SPI_PTCR (*(WoReg*)0x40088120U) /**< \brief (SPI) Transfer Control Register */ -#define REG_SPI_PTSR (*(RoReg*)0x40088124U) /**< \brief (SPI) Transfer Status Register */ -#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ - -#endif /* _SAM4E_SPI_INSTANCE_ */ |